Espressif Systems /ESP32-S3 /SPI1 /CACHE_FCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_FCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CACHE_USR_CMD_4BYTE)CACHE_USR_CMD_4BYTE 0 (FDIN_DUAL)FDIN_DUAL 0 (FDOUT_DUAL)FDOUT_DUAL 0 (FADDR_DUAL)FADDR_DUAL 0 (FDIN_QUAD)FDIN_QUAD 0 (FDOUT_QUAD)FDOUT_QUAD 0 (FADDR_QUAD)FADDR_QUAD

Description

SPI1 bit mode control register.

Fields

CACHE_USR_CMD_4BYTE

Set this bit to enable SPI1 transfer with 32 bits address. The value of SPI_MEM_USR_ADDR_BITLEN should be 31.

FDIN_DUAL

When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in DIN phase.

FDOUT_DUAL

When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in DOUT phase.

FADDR_DUAL

When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in ADDR phase.

FDIN_QUAD

When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in DIN phase.

FDOUT_QUAD

When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in DOUT phase.

FADDR_QUAD

When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in ADDR phase.

Links

() ()