SPI1 bit mode control register.
CACHE_USR_CMD_4BYTE | Set this bit to enable SPI1 transfer with 32 bits address. The value of SPI_MEM_USR_ADDR_BITLEN should be 31. |
FDIN_DUAL | When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in DIN phase. |
FDOUT_DUAL | When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in DOUT phase. |
FADDR_DUAL | When SPI1 accesses to flash or Ext_RAM, set this bit to enable 2-bm in ADDR phase. |
FDIN_QUAD | When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in DIN phase. |
FDOUT_QUAD | When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in DOUT phase. |
FADDR_QUAD | When SPI1 accesses to flash or Ext_RAM, set this bit to enable 4-bm in ADDR phase. |